Welcome
downcrack.com

EDA Design Page 172

HI-TECH PICC STD v9.60PL2

。 ::::::English Description:::::: HI-TECH PICC™ v9.60PL1 is a high-performance C compiler for the Microchip PICmicro® 10/12/14/16/17 series of microcontrollers. HI-TECH PICC STD Compiler Features: ANSI C – full featured and portable Reliable – mature, field-proven technology Multiple C optimization levels An optimizing assembler Full linker, with overlaying of local variables to minimize RAM usage Comprehensive C library with all source code provided Includes support for 24-bit and 32-bit IEEE floating point and 32-bit long data types Mixed C and assembler programming Unlimited number of source files Listings showing generated assembler Compatible – integrates into the MPLAB® IDE, MPLAB ICD2 and most 3rd-party development tools Runs on multiple platforms: Windows (up to Vista64), Linux and Mac OS X HI-TECH PICC STD...

Synopsys Fammos TX 2007.03 Linux

The third product in the process-aware design-for-manufacturing (PA-DFM) family is Fammos; the first special-purpose TCAD PA-DFM tool that analyzes stress evolution for the entire fabrication process of interconnects. Fammos performs 3D backend process simulations using design database and process recipes. With specialized algorithms for fast 3D structure construction, mesh generation, and equation solving, Fammos predicts interconnect stress distributions from multiple stress sources and accounts for proximity effects. Combining the best-in-class capabilities from Synopsys, Fammos is capable of detecting stress hot spots that are susceptible to debonding, voiding and cracking. It employs a set of physics-based models to evaluate reliability failures. Using the Sentaurus Workbench user interface, Fammos will facilitate technology explorations with parameterized input files and scheduled run splits. Benefits...

Mentor Graphics HDL Designer 2007.1a Linux

::::::English Description:::::: HDL Designer Linux delivers solutions optimizing the design creation, synthesis and verification processes of advanced ASIC and FPGA designs in a team environment. Comprehensive Design Creation & RTL Reuse Environment Any Silicon PLD, FPGA, Platform FPGA, Structured ASIC, ASIC Prototypes, ASICs and SOCs Any Vendor Actel, Altera, Atmel, ChipExpress, Lattice, Xilinx, plus any ASIC foundry Any Language VHDL, Verilog, SystemVerilog, C/C++, PSL Any Flow Integrated with all leading Simulation, Emulation & Formal solutions Integrated with all commercial synthesis and P & R environments Optimizing RTL Reuse Practical reuse (online demo) (datasheet) Optimizing The Design Process Cut design time in half: Rapid design development process Team productivity: Team design flow and version management Tune your competitive edge: Flow management...

Mentor Graphics HDL Designer Series 2007.1a

::::::English Description:::::: HDL Designer delivers solutions optimizing the design creation, synthesis and verification processes of advanced ASIC and FPGA designs in a team environment. Comprehensive Design Creation & RTL Reuse Environment Any Silicon PLD, FPGA, Platform FPGA, Structured ASIC, ASIC Prototypes, ASICs and SOCs Any Vendor Actel, Altera, Atmel, ChipExpress, Lattice, Xilinx, plus any ASIC foundry Any Language VHDL, Verilog, SystemVerilog, C/C++, PSL Any Flow Integrated with all leading Simulation, Emulation & Formal solutions Integrated with all commercial synthesis and P & R environments Optimizing RTL Reuse Practical reuse (online demo) (datasheet) Optimizing The Design Process Cut design time in half: Rapid design development process Team productivity: Team design flow and version management Tune your competitive edge: Flow management and...

StelarTools HDLE 2005.1

* FAST-Quickly visualize your complex HDL Design * Intuitive-Designed by EEs for EEs * Correct-Sunburst Design Rule checking, gets your design correct before simulation * Yours- Don\’t design our way, design it your way. Graphical or Text, it\’s your choice * Fast graphical design visualization * Support for incomplete designs * Popular text editor emulation Vi vs Emacs? How about both? * Automatically place modules correctly in your design * annotate thirdparty tools for easy visualization of the problems * Robust Command Line Interface APIProduct:StelarTools HDLE 2005.1 Lanaguage:english Platform:Winxp/Win7 Size:46MB

Mentor Graphics HyperLynx 7.7 for IND 2006.1

 电路板设计解决方案市场和技术领导者Mentor Graphics宣布推出HyperLynx 7.7版,这套强大而易于使用的布局前和布局后讯号完整性仿真与分析工具包含多项生产力和技术增强功能,最适合支持PCI-Express、Hyper Transport、XAUI和SATA/SAS等最新的SERDES联机标准。 这是专门用于Mentor Graphics Vendor-Independent Flow 2006-IND2006的版本。    「 高速数字设计实用手册」(High-Speed Digital Design: A Handbook of Black Magic) 一书作者Howard Johnson博士表示:「HyperLynx 7.7新增加任意线路图编辑器和先进的高速分析功能,不但产品变得更实用,操作也更简单。所有数字设计人员都应该购买、学习和使用这套工具。」      新提供的生产力增强功能包括简单易用的「任意形状」(free-form) 传输线路编辑器,设计人员可于布局前利用它尝试各种设计 (what-if) 和发展设计约束条件,进而轻松地建立所需的SPICE和S参数模型。HyperLynx 7.7会将所有讯号损耗来源列入考虑,包括封装寄生参数、连接头和导孔损耗以及电路板的电阻性损耗和介质损耗。HyperLynx 7.7会透过一套易于使用的环境管理这些讯号完整性效应,这使其成为全世界应用最广泛的讯号完整性软件。HyperLynx 7.7版还采用Mentor Graphics独有的「导孔显示」(Via Visualizer) 技术,这对于电路板导孔的深入分析有很大帮助。其它技术增强部份还包括批次仿真、更简单的使用者界面、更多的SERDES眼形罩幕 (eye mask)、更强大的SPICE建模功能以及超过13,000种新增IBIS模型。这些增强功能都兼容于所有主要的电路板布局环境,硬件工程师可以更有效地分析10亿位等级 (multi-gigabit) 串行式电路板联机。       SERDES (SERialization/DE-Serialization)     SERDES是一种快速窜红的连结技术,它能利用速率高达每秒数千兆位的串行驱动器和接收器将半导体组件和FPGA连接在一起。SERDES讯号是透过差动对传输资料,而非采用传统的宽总线架构,零件之间的资料速率最高达10 Gbps。除了资料产出大幅提升之外,SERDES还能减少电路板绕线面积、电路板厚度以及零件和连接头的接脚数。      「对许多工程师和电路布局设计人员而言,印刷电路板的SERDES联机设计与分析是一种全新概念。」Mentor Graphics副总裁暨系统设计部门总经理Henry Potts表示,「新推出的HyperLynx不但简化设计作业,还提供完整的布局前和布局后分析能力,现在将有更多使用者可以利用这种联机技术发展效能更高的系统。」      主要FPGA厂商的评论   「视讯和影像处理等应用都已采用PCI-Express等高速串行联机技术。」Altera的EDA厂商公关主管James Smith表示,「HyperLynx 7.7提供多种更强大功能,只要搭配Altera的Stratix GX设计套件就能使客户确信其系统的高速SERDES线路能够正常运作。」      「Xilinx致力为客户提供先进的连结解决方案,HyperLynx 7.7新功能使客户更容易导入我们的10Gbps RocketIO™技术。」Xilinx策略公关资深经理Jasbinder Bhoot表示,「我们与Mentor Graphics的合作很密切,这使双方共同客户得以充份利用该技术的优点。」      设计套件   为进一步推广SERDES和其它新出现的联机标准,Mentor Graphics持续与主要的半导体组件和FPGA供货商合作,共同提供更多种技术 (USB、PCI-X、DDR) 和特定半导体组件 (例如Xilinx RocketIO和Altera Stratix GX) 专用的设计套件。这些套件包含模型、参考设计和设计说明,它们让工程师能够立即以新技术展开设计工作。      支持所有主要的电路板布局工具    HyperLynx兼容于Mentor所有电路板设计流程,包括Board Station® Series、Expedition™ Series以及PADS电路板设计环境,另外它也兼容于Cadence、Altium和Zuken的电路板布局系统。      价格与供应时程    Mentor Graphics已开始供应HyperLynx 7.7版,入门版售价从4,133美元起,全功能版售价则为39,200美元。Mentor Graphics还另外提供单机使用授权 (node locked) 以及浮动授权 (floating license)。 ::::::English Description:::::: Mentor Graphics® Corporation (Nasdaq: MENT), the market and technology leader in printed circuit board (PCB) design solutions, today announced the immediate availability of HyperLynx® 7.7, the latest version of its powerful and easy-to-use tool suite for pre- and post-layout signal integrity (SI)...

Mentor Graphics HyperLynx 7.7 for EE2007.1

::::::English Description:::::: Mentor Graphics® Corporation (Nasdaq: MENT), the market and technology leader in printed circuit board (PCB) design solutions, today announced the immediate availability of HyperLynx® 7.7, the latest version of its powerful and easy-to-use tool suite for pre- and post-layout signal integrity (SI) simulation and analysis. HyperLynx 7.7 includes significant productivity and technology enhancements targeted at classic high-speed bus technologies, as well as the rapidly emerging SERDES (SERialization/DE-Serialization) interconnect standards for connecting serial drivers and receivers. “I use HyperLynx because it is one of the few accurate circuit simulators with coupled lossy-line models and an integrated 2D field solver,” said Dr. Eric Bogatin, industry expert and author of Signal Integrity Simplified. “Plus, it is far and away the quickest...

Sonnet Suite Pro 11.54

Sonnet SUITE PRO 11.54提供面向3D平面高频电路设计系统以及在微波、毫米波领域和电磁兼容/电磁干扰设计的全套解决方案。通过提供高性能的EDA软件和专业的技术支持服务,帮助客户设计世界一流的产品。Sonnet SUITE PRO应用于平面高频电磁场分析,频率从1MHz 到几千GHz。主要的应用有:微带匹配网络 、微带电路、微带滤波器、带状线电路、带状线滤波器、过孔(层的连接或接地) 、偶合线分析、PCB板电路分析、PCB 板干扰分析、桥式螺线电感器 、平面高温超导电路分析、毫米波集成电路( MMIC) 设计和分析 、 混合匹配的电路分析 、HDI 和LTCC 转换、 单层或多层传输线的精确分析、 多层的平面的电路分析 、单层或多层的平面天线分析 、平面天线阵分析、平面偶合孔的分析等。 定位于满足现在要求苛刻的挑战平面(3D平面)电路和天线设计人员的高频电磁设计软件. 支持microstrip, stripline, coplanar waveguide, 单多层PCB平面电路. 一、 Sonnet 软件的模块化。如同上图中看到的,Sonnet是由各种模块有机地结合在一起。包括预处理、分析求解器和后处理组成。预处理包括 dxfgeo、gds、ebridge转换模块和xgeom图形化电路编辑器;分析求解器由em和emlets组成,是软件的核心模块;后处理由emvu、patvu和emgrath三个模块组成。 二、 Sonnet提供全套集成的任务工具条 从单个的任务工具条, 你将能运行任何Sonnet程序。工作时,Sonnet任务工具条将为各模块之间提供很好的联系 。   ::::::English Description:::::: Sonnet Suite Release 11 3D Planar High-Frequency Electromagnetic Software Sonnet suites 11.54 of high-frequency electromagnetic (EM) Software are aimed at today s demanding design challenges involving predominantly planar (3D planar) circuits and antennas. Predominantly planar circuits include microstrip, stripline, coplanar waveguide, PCB (single and multiple layers) and combinations with vias, vertical metal sheets (z-directed strips), and any number of layers of metal traces embedded in stratified dielectric material. The Sonnet Suites develop precise RF models (S-, Y-, Z-parameters or extracted...

Intercept Pantheon 5.0

::::::English Description:::::: WELCOME TO PANTHEON, the next level for PCB/Hybrid/RF design engineering. As a complete design system, Pantheon offers in one application the same advanced features that others offer in multiple applications; geometry generation, component placement and routing, area fill, testpoints, split power planes, RF and hybrid design, and artwork creation/verification. Not only does Pantheon offer artwork creation and verification, it also offers the industry s only true double verification system in which the artwork is checked based on manufacturing rules, ensuring that the manufactured design will have zero defects. With the integration of multiple applications abilities into one highly functional application, Pantheon increases productivity to previously unreachable goals, while keeping design time and cost to a minimum. Pantheon s solid...

Agilent Electromagnetic Design System (EMDS) 2006B

::::::English Description:::::: Electromagnetic Design System (EMDS) is a complete solution for electromagnetic simulation of arbitrarily-shaped, passive three-dimensional structures. It makes full 3D EM simulation an attractive option for designers working with RF circuits, MMICs, PC boards, modules, and Signal Integrity applications. It provides the best price/performance, 3D EM simulator on the market, with a full 3D electromagnetic field solver, a modern solid modeling front-end, and fully automated meshing and convergence capabilities for modeling arbitrary 3D shapes such as connectors, machined parts, components, bond wires, antennas, and packages. EMDS also comes with integration into Agilent s Advanced Design System (ADS), giving RF and microwave engineers access to the most comprehensive EM simulation tools in the industry. Product:Agilent Electromagnetic Design System (EMDS)...

Sign In

Forgot Password

Sign Up