Welcome
downcrack.com
103 Articles

Tags :RF Page 8

Synopsys DSP 2009.03 Win SP1

High-Level Algorithm Implementation for FPGAs and ASICs The Synplify DSP tool provides a unique high-level synthesis methodology that realizes significant productivity and portability advantages. System and algorithm designers can quickly capture complex algorithmic behavior using the Synplify DSP library. The Synplify DSP synthesis engine allows designers to automatically implement and explore area/speed optimized RTL implementations from a single model. This eliminates the burden of hand-coding functions and architectural optimizations and results in significantly faster design capture, speeds time-to-market, and enables rapid design exploration for improved quality and lower cost.product:Synopsys DSP 2009.03 Win SP1 Lanaguage:english Platform:Winxp/Win7 Size:58MB

Eplan ECabinet 1.9.5

Eplan ECabinet 1.8是用于配电系统生产的软件。 ::::::English Description:::::: eCabinet, the mechatronic-based software, is now also available in English – for truly global use. Users will also be pleasantly surprised by the added benefits in terms of project handling, documentation and data transfer. SPS/IPC/DRIVES in Nuremberg was the premier showcase for the latest version of eCabinet, which was completed in time for launching at this fall’s principal automation-related trade fair. Users were excited at the prospect of a truly global switchgear configuration software, well aware that multi-lingual documentation is becoming ever more important in everyday engineering practice. Project handling benefits eCabinet offers a host of impressive technical advancements right across the board. The main emphasis is on simplicity and speed of project handling: When...

CadSoft Eagle 4.09 r2e LINUX

CadSoft Eagle 4.09 r2e LINUX Full Version release! General online Forward- and Back-Annotation context sensitive help function no hardware copy protection! multiple windows for board, schematic and library powerful User Language integrated text editor available for Windows, Linux and Mac Layout Editor maximum drawing area 1.6 x 1.6m (64 x 64 inch) resolution 1/10,000mm (0.1 micron) up to 16 signal layers conventional and SMT parts comes with a full set of part libraries easily create your own parts with the fully integrated library editor undo/redo function for ANY editing command, to any depth script files for batch command execution copper pouring cut and paste function for copying entire sections of a drawing design rule check interactive Follow-me Router (requires the...

Eplan PPE 1.9.6.3297

EPLAN PPE是电气,测量与控制系统项目规划中,成功的实现国际协作的最佳工具.此外,数据服务的最大兼容性,并具有广泛强大的接口,充分利用现代通讯频道容量,所有项目组的总体规划阶段的支持协作.这是个特别机动灵活有效的内部环境.举例来说, EPLAN PPE还可以让您的公司简化和自动适应现代化进程. 在EPLAN新的技术平台上,可以实现流体,电气、测控、控制工程学科之间的互动和协作. 在EPLAN PPE软件之后,整体概念包括要求测量,控制和自动化技术.如果工作是完全合乎标准的,过程控制组的概念基于NAMUR建议必须是完整的.这些NAMUR规范通过EPLAN PPE为过程控制工程提供充分的支持.它的实际定位、使用简易使EPLAN PPE成为有效的现代工艺设备工程防护工具.确定方法和创新发展已经成为一个非常强大且有效解决方案的结合 新模块化平台工程技术的关键是你的未来,提供流体、电气、测量、与控制工程核心功能的CAE电气系统.基于一个统一的平台系统全部来自同一供应数据库.从现在开始多种数据互相矛盾的情况已经成为历史. 此外还包括一些统一数据库平台的基本功能,如图形编辑器(电路图,流体图过程控制组计划),统一管理权,浏览器,在线/离线翻译、综合审核制度.独特的概念架构使结果更具特色。 Product:Eplan PPE 1.9.6.3297 Lanaguage:English Platform:/WinNT/2000/XP Size:391MB

Mentor Graphics Olympus-SoC Digital IC Design 2009.04

Mentor Graphics IC implementation solution, Olympus-SoC™, delivers innovative technologies to solve the power, performance, capacity, time-to-market, and variability challenges encountered at the leading-edge process nodes The Olympus-SoC netlist-to-GDSII system performs variation- and power-aware rapid feasibility, including placement, advanced clock tree synthesis, and optimization. It also includes litho-driven routing that addresses optical proximity correction (OPC), resolution enhancement technology (RET), and critical area analysis (CAA) early in the design cycle, ensuring faster timing closure for complex process rules. Benefits of Olympus tools: Boost IC performance with advanced multi-corner, multi-mode (MCMM) optimization Reduce power consumption in clock trees with MCMM clock tree synthesis Improve yield with DFM-aware routing to address lithography issues in a timing context during implementation Speed time-to-market with fewer design...

Mentor Graphics FormalPro v2007.1_0-1 Linux

Mentor Graphics FormalPro v2007.1_0-1 Linux is the Mentor Graphics solution for gate-level regression testing of ASICs and ICs of 100,000 gates or more. FormalPro uses static formal verification techniques to prove that a design is functionally identical to its golden reference. Features Dramatically Reduces ASIC/FPGA Verification Time Compares two designs – RTL to gate for synthesis and ECOs – Gate to gate for layout spins – RTL to RTL for language conversion Highest capacity tool – Verifies multi-million gate – ASIC\’s as one Fastest route to correct design – Exact location of errors – Tests fixes within the verification session Advanced FPGA Support – Xilinx, Altera, Actel – FVI and VIF automated setup files – Huge productivity boost product:Mentor Graphics...

Synopsys Galaxy Custom Designer 2009.06 Linux

Galaxy Custom Designer™ LE is the modern-era choice for layout entry and editing, enabling users to meet the challenges of today\’s fast-moving nanometer designs with little or no learning curve. As with all Custom Designer tools, layout editing tasks are accomplished with fewer clicks, quicker menu access, and less pop-up menu clutter. Architected from the ground up with maximum productivity in mind, Custom Designer LE enables ultra-fast layout editing with advanced P-cell support and time-saving layout automation through capabilities like intelligent multipart paths that maintain DRC correctness. An integral component of the full Custom Designer system, LE provides transistor-level layout and editing capabilities in a unified platform for both cell-based and mixed-signal custom content which speeds complex chip design and...

POWER 4-5-6 Plus 7.23

POWER 4-5-6 is the world\’s only comprehensive power supply design software. Features Power-Stage Designer  Magnetics Designer with core library Control Loop Designer Current-Mode and Voltage-Mode Designer and analysis with most advanced & accurate models Nine power topologies for all power ranges True transient response for step loads CCM and DCM operation simulated exactly Stress and loss analysis for all power components Fifth-order input filter analysis of stability interaction Proprietary high-speed simulation outperforms any other approach  Second-stage LC Filter Designer Snubber Designer  Magnetics Proximity Loss Designer Semiconductor Switching Loss Designer Micrometals Toroid Designer Design Process Interface accelerated and enhanced   Product:POWER 4-5-6 Plus 7.23 Lanaguage:English Platform:/WinNT/2000/XP Size:26MB

Synopsys Synplify FPGA 2009.06 SP1 Win

Synopsys Synplify FPGA 2009.06 Win As system complexities keep advancing, the complexity of programmable logic is following suit. High-density field programmable gate arrays (FPGAs) now contain millions of gates and operate at speeds in excess of 100 MHz. At this level of complexity, schedules, budgets and FPGA design tools all begin to feel the burden. Enter Synplify Pro® advanced FPGA synthesis solution. The Synplify Pro tool starts with all the features that made Synplify® software the industry\’s most popular and robust synthesis product, and moves beyond by providing additional capabilities. By using the Synplify Pro solution, you can push the performance of challenging and complex designs while remaining comfortably on or ahead of scheduleproduct:Synopsys Synplify FPGA 2009.06 SP1 Win Lanaguage:English...

CoWare Signal Processing Designer 2009.1

CoWare Signal Processing Designer 2009.1 Implementing Algorithms for Platform-Driven ESL Design Highlights Industry\’s fastest, production proven signal processing simulator Fully supported on Windows and Linux 4000+ models with source code Unique standards reference libraries Fully integrated with MATLAB® and Catalytic MCS tools Fully integrated into CoWare platform-driven ESL design solution RTL cosimulation support for Cadence Incisive® and Mentor Modelsim® RTL code generation for Synopsys DesignCompiler® and Cadence Encounter® Analog-Mixed Signal (AMS) cosimulation with Cadence Incisive® One-click analysis Powerful polymodeling capability State-of-the-art GUI for maximum productivity Scalable XML database Automated model migration from SPW designs OverviewCoWare® Signal Processing Designer (SPD) accelerates the design of complex, digital signal processing (DSP) systems. It is a C-based modeling and simulation environment that facilitates structured...

Sign In

Forgot Password

Sign Up