Tags :Synopsys Page 8

Seismos, a transistor-level design product, is the first in the EDA market to analyze stress and well proximity effects in circuit-level designs in nanometer technologies. The Seismos model originates from TCAD simulations and is validated by silicon data, but the solution primarily aids circuit designers. Benefits Enable circuit designers to simulate and optimize the layout dependency of silicon stress effects on device characteristics and circuit performance Handle a wide range of design sizes from a few transistors to multimillions of transistors with high performance and memory efficiency Annotate the stress effects back to the SPICE netlist for circuit simulations Readily integrate into third-party design flows Provide a GUI mode for data visualization and real-time what-if analysis in a layout environment...

Synopsys Paramos 2009.03 SP2 is a process dependent Spice Model extraction tool specifically designed to extract process dependent Spice model parameters for detailed analysis of circuits with process variations. The graphical user interface (GUI) allows users to develop an extraction strategy, run extraction, and load Spice model card data into PCM Studio for visualization of extraction results. Key Features: Provides process-related SPICE parameters for detailed analysis of circuits with process variations; thereby closing the design for manufacturing gap Creates self-consistent process-dependent compact SPICE models with the actual process parameter variations as explicit variables Enables designers to comprehend the impact of manufacturing issues on design Allows designers to simulate the impact of process variability (statistical or systematic) on circuit performance for...

High-Level Algorithm Implementation for FPGAs and ASICs The Synplify DSP tool provides a unique high-level synthesis methodology that realizes significant productivity and portability advantages. System and algorithm designers can quickly capture complex algorithmic behavior using the Synplify DSP library. The Synplify DSP synthesis engine allows designers to automatically implement and explore area/speed optimized RTL implementations from a single model. This eliminates the burden of hand-coding functions and architectural optimizations and results in significantly faster design capture, speeds time-to-market, and enables rapid design exploration for improved quality and lower cost.product:Synopsys DSP 2009.03 Win SP1 Lanaguage:english Platform:Winxp/Win7 Size:58MB

Synopsys Core Synthesis Tools 2009.06 SP1 Linux  Release. From 2005,Synopsys Design Compiler is named  Synopsys Core Synthesis Tools. * Rapidly create and verify technology independent DSP models that are fully portable across vendor and device technologies. * Unique Synplify DSP synthesis engine automatically creates optimized algorithm RTL architectures from your DSP model. * Powerful DSP synthesis optimizations enable exploration of speed/area/device technology tradeoffs without changing your DSP model or verification. * Comprehensive DSP library with full multi-rate support and advanced fixed-pint quantization analysis. * M-Control feature enables use of M-language for concise expression of complex state machine and control logic functionality. * Vector support enables concise expression of parallel and multi-channel algorithms common in wireless and video applications.product:Synopsys Synthesis Tools 2009.06...

SMC and Synopsys Collaborate to Validate Galaxy Custom Designer Solution with TSMC 28nm iPDK MOUNTAIN VIEW, Calif., June 9 /PRNewswire-FirstCall/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that it has collaborated with TSMC to validate Synopsys\’ custom design solution with TSMC\’s 28-nanometer (nm) interoperable process design kit (iPDK) and Analog/Mixed-Signal (AMS) Reference Flow 1.0. TSMC\’s 28nm reference phase-locked loop (PLL) design was used to validate Synopsys\’ comprehensive custom solution while demonstrating productivity-enhancing capabilities of the TSMC AMS Reference Flow 1.0. The validated solution from Synopsys includes the Galaxy Custom Designer® implementation, HSPICE® circuit simulation, CustomSim™ FastSPICE simulation, StarRC™ parasitic extraction and IC Validator physical verification solutions. Through...

The Synplify DSP tool provides a unique high-level synthesis methodology that realizes significant productivity and portability advantages. System and algorithm designers can quickly capture complex algorithmic behavior using the Synplify DSP library. The Synplify DSP synthesis engine allows designers to automatically implement and explore area/speed optimized RTL implementations from a single model. This eliminates the burden of hand-coding functions and architectural optimizations and results in significantly faster design capture, speeds time-to-market, and enables rapid design exploration for improved quality and lower cost.Product:Synopsys Synplify FPGA 2009.06 SP1 Linux Lanaguage:english Platform:Winxp/Win7 Size:516MB

Process and Device Simulation Tools Technology Computer-Aided Design (TCAD) refers to the use of computer simulations to develop and optimize semiconductor processing technologies and devices. Synopsys TCAD offers a comprehensive suite of products that includes industry leading process and device simulation tools, as well as a powerful GUI-driven simulation environment for managing simulation tasks and analyzing simulation results. The TCAD process and device simulation tools support a broad range of applications such as CMOS, power, memory, image sensors, solar cells, and analog/RF devices. In addition, Synopsys TCAD provides tools for interconnect modeling and extraction, providing critical parasitic information for optimizing chip performance.product:Synopsys Tcad Taurus Medici 2009.06 Linux64 Lanaguage:english Platform:Winxp/Win7 Size:89MB

Installing the SoftwareThe TCAD tools use the Synopsys Installer tool, which allows you to use agraphical user interface (GUI) or a text script. For information aboutdownloading Synopsys Installer and the TCAD tools, see Installing SynopsysTools, available at http://www.synopsys.com/install.To install the TCAD tools by EST or from the CD, follow the proceduresdescribed in Installing Synopsys Tools.Installing Synopsys Tools shows an example Synopsys media installation scriptfor the synthesis tools. The TCAD software is installed in a similar manner.The TCAD tools are stand-alone products and cannot be installed over otherexisting Synopsys products. You must create a new directory for each TCADproduct (such as Sentaurus, Taurus, Raphael NXT).Sentaurus can be installed in the same Sentaurus directory (STROOT) used forearlier Sentaurus releases (this is recommended)....

Saber Accelerates Robust Design Focus: Manage mechatronic complexity by accelerating Robust Design via simulation * Automotive (mid-class car) — 50+ microprocessors, 100+ sensors, 30+ electrical subsystems * Aerospace (A380) — 530km of wires, 100,000 cable sections, 40,300 connectors Results for OEMs and supply chain: * Optimize system for performance, reliability, and cost * Reduce effects of variation * Bound worst case behavior * Repeatable processes – create 10,000s of virtual prototypes * Saber * Key Benefits * Applications * Robust Design * Modeling * * Industries & Applications * Featuring the automotive and aerospace markets Automotive Robust Design solutions for vehicle power networks, in-vehicle networks (IVN) such as FlexRay, powertrain systems, and wire harness design & simulation.PDF DOWNLOAD DATASHEET Aerospace...

Library developers are facing increasing challenges at the 65nm and 45nm nodes, including increasing design rule complexity, time-to-market pressures, library richness, and late design rule changes. Manual layout is becoming increasingly impractical and expensive. The Cadabra® product offers a fully automated tool for the creation of standard cells layouts from SPICE netlists, and for migration of existing standard cell layouts to new design rules or architectures. With easy to use graphical interfaces and results that rival hand-crafted, the Cadabra product is the market leader in automated standard cell layout. Design Rule ComplexityWith advanced manufacturing processes, the number of design rules that must be enforced for each layer is increasing rapidly. Moreover, many of the newer design rules are complex rules...